Yamada

[45] Date of Patent:

Jul. 23, 1985

[54]	PROTECTIVE POWER FOLDBACK CIRCUIT FOR A POWER SEMICONDUCTOR				
[75]	Invento	or: No	riyuki Yamada, Tokyo, Japan		
[73]	Assigne	ee: Me	otorola, Inc., Schaumburg, Ill.		
[21]	Appl. N	No.: 54	8,058		
[22]	Filed:	No	ov. 2, 1983		
[51] [52] [58]	Int. Cl. ³				
[56]	6] References Cited				
U.S. PATENT DOCUMENTS					
	3,449,680 3,579,089 3,641,451 3,852,669 3,886,438	2/1972	Giess 323/22 Hollingsworth et al. 330/134 Bowman et al. 325/151		

4,114,108	9/1978	Faulkenberry et al 330/207 P
4,355,341 1	0/1982	Kaplan 361/79
4,378,580	3/1983	Stich 361/91

Primary Examiner—A. D. Pellinen Assistant Examiner—Hong K. Choe

Attorney, Agent, or Firm—James W. Gillman; Donald B.

ABSTRACT

Southard; Raymond A. Jenski

[57]

A protective power foldback circuit which protects a power semiconductor device from damage resulting from variations in load, supply voltage, and input drive power is disclosed. When the supply voltage exceeds a certain value, the drive power to the power device is reduced in an amount greater than that produced by the excess supply voltage thereby protecting the power device from the combined effects of load, supply voltage, and drive power.

15 Claims, 3 Drawing Figures

